Semiconductor Nanometrology Quantum Tunneling & TDDB

Conductive AFM (C-AFM) Lab

Simulate nanoscale current conduction, Hertzian nanomechanics, Simmons direct tunneling, Fowler-Nordheim field emission, gate oxide pinhole breakdown, ReRAM nanofilament switching, and 20-year fab DCF economics.

Metrology Presets & Device Architectures

Tunneling Current -- Tip-sample flux
Conduction Regime -- Conduction physics
Electric Field (Ε) -- V / d_ox
Hertzian Contact Area -- π · a² (Tip apex)
Contact Pressure -- F / A_contact
TDDB Lifetime (η) -- Characteristic t_63%
20-Year Fab NPV -- WACC @ 8.0%
Discounted Payback -- Yield scrap breakeven

Simulation Parameters

Potential applied to probe or back-contact (-5V to +5V).

Metrology Fab Capital & DCF

Interactive Metrology Visualizer

Logarithmic nanoscale current scan (16 × 16 array, 80 nm scan frame) showing background tunneling and localized dielectric breakdown pinholes.

Log(I) vs Bias voltage spectroscopy with compliance current clamp and ReRAM pinched hysteresis switching loop.

Schematic cross-section showing conductive diamond tip, Hertzian contact circle, dielectric oxide barrier, and electron tunneling stream.

20-Year Cleanroom C-AFM Fab DCF Projection

Year Yield Benefit Operating Cost (Cantilevers/N2) Net Operating Cash Flow Discounted Cash Flow (8%) Cumulative NPV

Formative Assessment: C-AFM & Nanoscale Dielectric Physics

Test your understanding of nanoscale tunneling transport, Fowler-Nordheim field emission, and ReRAM memristive switching.

1. Under what condition does electron transport transition from Simmons Direct Tunneling to Fowler-Nordheim (FN) Field Emission?

2. Why is an electronic compliance current clamp indispensable during C-AFM characterization of ReRAM nanofilaments?

3. What is the primary physical trade-off when increasing cantilever normal contact force during C-AFM scanning?

Frequently Asked Questions

Conductive Atomic Force Microscopy (C-AFM) is a secondary atomic force microscopy technique that concurrently records nanoscale surface topography and localized electrical current. A conductive tip (typically solid metal or boron-doped diamond) scans the sample surface in contact mode while a voltage bias is applied between the tip and substrate. A high-gain transimpedance amplifier measures tunneling or conduction currents ranging from 100 fA to 100 uA with sub-10 nm spatial resolution.

Direct quantum tunneling (described by the Simmons model) predominates at low electric biases where the applied potential V is less than the dielectric barrier height Phi_B, causing electrons to tunnel through the entire trapezoidal potential barrier. When the bias exceeds the barrier height (V >= Phi_B / q), the energy band triangularizes into Fowler-Nordheim (FN) field emission, where electrons tunnel into the conduction band of the dielectric over a reduced distance, causing current to rise exponentially as J ~ E^2 * exp(-B / E).

In ReRAM (OxRAM/CBRAM) development, C-AFM provides sub-10 nm nanoscale local electrode characterization without lithographic top contacts. By ramping bias voltage at a specific nanometric location, C-AFM induces electroforming and set transitions where oxygen vacancies align into conductive nanofilaments, transitioning the material from a High-Resistance State (HRS) to a Low-Resistance State (LRS). A strict compliance current clamp is applied to prevent runaway Joule heating from inducing hard irreversible dielectric breakdown.

Contact force governs the Hertzian contact area and contact pressure at the tip apex. Under typical loading (5 to 30 nN) on a 15 nm tip radius, contact pressure exceeds 1 to 5 GPa. Excessive normal force causes mechanical scratching, strips the conductive coating from the tip, blunts apex radius, and artificially ruptures ultrathin sub-2nm dielectric films. Conversely, insufficient force results in unstable electrical contact and parasitic tip-sample air gap resistance.

A high-performance cleanroom C-AFM system costs between $480,000 and $720,000 with annual consumable and nitrogen purge operating costs of $42,000. In advanced wafer fabs, rapid root-cause isolation of gate oxide pinholes and TDDB early-life failures saves $1.85M to $2.65M annually in avoided scrap and yield learning acceleration, delivering a discounted payback period of 1.4 to 1.7 years and a 20-year net present value exceeding $16.8M at an 8% discount rate.

Related Nanometrology & Semiconductor Simulations

SSRM Carrier Profiling Lab

Model spreading resistance, gigapascal contact pressure phase transitions, active dopants, and fab tool DCF.

KPFM Surface Potential Lab

Model Kelvin probe force microscopy, contact potential difference (V_CPD), work function shifts, and fab DCF.

SCM Carrier Profiling Lab

Model tip-sample nano-MOS differential capacitance (dC/dV), 2D carrier polarity delineation, and fab tool DCF.

Scanning Microwave Microscopy Lab

Model AFM-VNA complex impedance Z(ω), nanoscale dielectric permittivity (k), and fab DCF.

Scanning Acoustic Microscopy Lab

Model ultrasonic impedance mismatch, A-Scan echo waveforms, C-Scan void mapping, and packaging DCF.

Atomic Force Probing Lab

Model multi-probe nanocontact mechanics, transistor IV curves, subthreshold swing, contact voids, and FA DCF.

Piezoresponse Force Microscopy Lab

Model converse piezoelectric d33, DART contact resonance, ferroelectric domain switching, and fab DCF.

OBIRCH Fault Isolation Lab

Model through-silicon infrared laser stimulation, thermal resistance changes (OBIRCH/TIVA), and FA DCF.